

sim - Default


Processes (Active)

Instance	Design unit	Design unit type
testbench	testbench(b...	Architecture
+ opcode_decode...	opcode_dec...	Architecture
testbench_proc...	testbench(b...	Process
standard	standard	Package
textio	textio	Package
std_logic_1164	std_logic_1...	Package
numeric_std	numeric_std	Package

working component and testbench containing test vectors

Objects

Name	Value
store_signal	0
add_signal	0
sub_signal	0
inc_signal	0
dec_signal	0
bra_signal	0



Transcript

```
# -- Compiling architecture behavioral of testbench
# End time: 18:28:22 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:28:23 on Sep 27,2023, Elapsed time: 0:07:59
# Errors: 0, Warnings: 0
# vsim work.testbench
# Start time: 18:28:23 on Sep 27,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavioral)
# Loading work.opcode_decoder(gate_level)
# ** Note: Number of errors =0
# Time: 90 ns Iteration: 0 Instance: /testbench

VSIM 3>
```

runtime speed of test iterations

Now: 100 ns Delta: 0 /testbench/store_signal 0 ps to 131072 ps

